# METHOD AND APPARATUS FOR PROCESSING SIGNALS IN AN ARRAY ANTENNA SYSTEM

## TECHNICAL FIELD OF THE INVENTION

This invention relates in general to array antenna systems and, more particularly, to a method and apparatus for processing signals in an array antenna system.

The first week week when the Good of the first first week week first first first show

# BACKGROUND OF THE INVENTION

A standard phased array antenna system includes an antenna section with a plurality of antenna elements that arranged in a two-dimensional array of rows and columns. A central waveform generator and a transmitter produce an analog signal which is to be transmitted, and this analog signal is then supplied to each of the antenna elements through respective devices that impart to the signal a respective phase shift and/or time delay. In a large array which handles wideband signals, a simple phase shift typically not sufficient, and is capability to effect time delays must be provided.

This involves for each antenna element a relatively and heavy analog steering section, expensive and consumes a significant amount of power. fact, the steering section commonly includes long-time delay units, short-time delay units, phase shifters, switching arrangements for routing signals various time delay units and phase shifters. The steering sections for different antenna elements of the same system usually need to be matched and/or calibrated, which is cumbersome and adds to the expense. existing steering sections are also subject to dispersion that results in transmission losses and smaller available signal bandwidths. Although the discussion here is presented context of waveform transmission, in the similar considerations apply with respect to waveform reception.

Attempts have been made to develop suitable alternative approaches. One pre-existing approach involved the provision of several waveform generators and transmitters which each served a respective portion of

Hard that then then that the first of

10

5

15 Ξ 1 Fig. į. Ü \_\_20

25

30

the array, such that problems due to dispersion and transmission loss could be reduced. However, problems involving size, weight, power, cost, matching and calibration of the steering sections were still present.

5

10

ale find the first that the first th

F

Another known approach is disclosed in U.S. Serial No. 09/478,035 filed January 5, 2000, which is assigned to the same Assignee as the present application. application disclosed an approach for processing received signals using primarily digital circuitry rather than the traditional analog circuitry. While this approach was suitable for its intended purposes, it was satisfactory in all respects. As one aspect of this, it focused on reception and was thus advantageous for a passive system which involved only reception of signals. But in the case of an active system which needed to transmit signals, it was still necessary to provide the traditional analog steering sections with time-delay units and phase shifters, with the disadvantages.

10

į

that that there had that the fact of

din din

20

25

30

15

### SUMMARY OF THE INVENTION

From the foregoing, it may be appreciated that a need has arisen for a method and apparatus for processing signals primarily digitally within an array antenna system. According to a first form of the present invention, a method and apparatus are provided to address this need, and involve: producing first and second digital signals, the first digital signal representing a predetermined waveform with a first phase shift imparted thereto in relation to a reference, the second digital representing substantially the signal predetermined waveform with a second phase shift different from the first phase shift imparted thereto in relation to the reference; converting the first and second digital signals respectively into first and second signals; imparting to the first analog signal a phase shift which is substantially equal and opposite to the first phase shift in order to obtain a first adjusted signal, and imparting to the second analog signal a phase shift which is substantially equal and opposite to the second phase shift in order to obtain a second adjusted signal; and combining the first and second adjusted signals.

According to a different form of the present invention, a method and apparatus involve: generating a digital signal having a plurality of successive states; and converting the digital signal into an analog signal, including generating for each state of the digital signal a respective corresponding analog pulse which has a duration less than the duration of the corresponding state, and outputting a predetermined voltage between successive pulses.

10

- I girly girll units girll girls girls girll girls girll girls girll girls girll girls girll girlll girll gir

20

According to yet another form of the present invention, a method and apparatus involve: producing first and second analog signals, the first analog signal representing a predetermined waveform and the second analog signal representing substantially predetermined waveform; imparting to the first analog signal a first phase shift to obtain a first shifted signal, and imparting to the second analog signal a second phase shift different from the first phase shift to obtain a second shifted signal; converting the first and second shifted signals respectively into first and second digital signals; imparting to the first digital signal a phase shift which is substantially equal and opposite to the first phase shift in order to obtain a first adjusted signal, and imparting to the second digital signal a phase shift which is substantially equal and opposite to the second phase shift in order to obtain a second adjusted signal; and combining the first and second adjusted signals.

5

#### BRIEF DESCRIPTION OF THE DRAWINGS

A better understanding of the present invention will be realized from the detailed description which follows, taken in conjunction with the accompanying drawing, in which:

FIGURE 1 is a block diagram of an antenna system which embodies aspects of the present invention;

FIGURE 2 is a block diagram of selected portions of the antenna system of FIGURE 1, showing details of a circuit disposed within the antenna system of FIGURE 1;

FIGURE 3 is a timing diagram showing several waveforms;

FIGURE 4 is a diagram showing several different frequency characteristics; and

FIGURE 5 is a block diagram showing selected portions of the system of FIGURE 1 in greater detail.

30

5

10

#### DETAILED DESCRIPTION OF THE INVENTION

FIGURE 1 is a block diagram of an apparatus which is a phased array antenna system 10 that embodies the present invention. The antenna system 10 includes an antenna 12, and a central control circuit 14.

The antenna 12 includes a plurality of physically separate antenna elements, five of which are shown diagrammatically at 21-25. In the disclosed embodiment, the antenna elements are arranged in a two-dimensional array of rows and columns, and the illustrated antenna elements 21-25 represent a subset of the antenna elements from one row of the array.

The antenna 12 also includes a plurality of circuits, five of which are shown at 31-35. Each circuit is associated with a respective antenna element. Thus, the number of circuits is equal to the number of antenna elements. Each of these circuits serves an interface between a respective antenna element and the central control circuit 14. The circuits 31-35 are each physically located at the antenna, in relatively close physical proximity to a respective one of the antenna elements 21-25.

The antenna system 10 can both transmit and receive electromagnetic signals. The broken line 41 represents the wavefront of an electromagnetic signal which is approaching the antenna system 10 in a direction 42, where the direction 42 forms an angle with respect to the plane containing all of the antenna elements in the array. Consequently, the electromagnetic signal 41 will not reach all of the antenna elements simultaneously. For example, it will reach the antenna element 25 first, then the antenna element 24, eventually the antenna

The trad that the trad that the trade of the ļ.i. ₽ 20

15

25

30

5

10

element 23, then the antenna element 22, and then the antenna element 21.

For purposes of discussing the disclosed embodiment, it is assumed that antenna 12 has a physically large array of the antenna elements 21-25, and that electromagentic signal 41 is a wideband signal. the present invention can be utilized in systems that involve smaller arrays and/or narrowband signals, it is particularly advantageous in the context of a large array which transmits and receives wideband signals. regard, the antenna elements 21-25 should ideally sample the electromagnetic signal 41 at substantially the same but in the case of a large array and a point in time. wideband electromagnetic signal, the information in the signal may change between the point in time when the signal reaches the antenna element 25 and the subsequent point in time when the signal reaches the antenna element In this context, simply applying a respective phase shift to the signal from each antenna element 21-25 does not provide sufficient accuracy.

Therefore, a common pre-existing approach was to apply various time delays to the analog signals from the different antenna elements prior to sampling them, such that the electromagnetic signal 41 would effectively be sampled at the same point in time for each antenna element, instead of being sampled at different points in time in conjunction with the subsequent application of different phase shifts to the respective samples in order to obtain temporal alignment. However, this approach involved the use of programmable analog time delay units and phase shifters which are large and heavy, and which needed to be matched and calibrated. Further, analog

The first first dam dam from the first first dam days dam the first show

5

10

15

20

25

30

circuitry was provided to receive the radio frequency (RF) signal and down convert it to an intermediate frequency (IF) signal before digitization, which required additional circuitry that added to the size and complexity of the analog circuit provided for each antenna element.

contrast, in the disclosed embodiment, In electromagnetic signals received at the antenna elements 21-25 are relatively promptly digitized while at RF frequencies, and subsequent processing, such as implementation of time delays, is carried out digitally. Similarly, when the antenna system 10 is transmitting a signal, time delays and other processing of the signal components are carried out digitally, and then the component digital signals are each converted to an RF before signal almost immediately analog The following discussion explains in more transmitted. detail how this is carried out. In this regard, the circuits 31-35 of the antenna 12 are identical in the disclosed embodiment, and therefore only the circuit 31 is described below in detail.

More specifically, FIGURE 2 is a block diagram showing the central control circuit 14, the antenna element 21, and the circuit 31 which interfaces the antenna element 21 to the central control circuit 14. The circuit 31 has an analog section identified by broken line 61, a digital high speed section identified by broken line 62, a digital reduced speed section identified by broken line 63, and a digital reference signal generator section identified by broken line 64. The digital high speed section 62 operates at a clock speed of 10 GHz, and in the disclosed embodiment is

5

10

15

20

25

30

implemented with high speed indium phosphide (InP) semiconductor technology of a known type. The digital reduced speed section 63 and the digital reference signal generator section 64 each operate at 1/32 the speed of the high speed section 62, in particular at a clock speed 312.5 MHz. In the disclosed embodiment, the sections 63 and 64 are implemented with complementary metal oxide semiconductor (CMOS) integrated circuitry.

The analog section 61 includes a transmit/receive circuit 71, a phase shifter 72 and a bandpass filter (BPF) 73 which are coupled in series between the antenna element 21 and the digital high speed section 62. transmit/receive circuit 71 operates in either a transmit mode or a receive mode, based on the state of a transmit/receive control line 76 from the central control The phase shifter 72 can induce a phase circuit 14. shift into transmit or receive signals passing through it, the amount of the phase shift being programmable through control lines 77 from the central control circuit In the disclosed embodiment, signals are transmitted and received through the antenna element 21 frequency of 7.5 GHz, but it would alternatively be possible to use some other frequency. The BPF 73 has a 5 GHz pass band which is centered on a transmit/receive frequency of 7.5 GHz, or in other words has a pass band from about 5 GHz to about 10 GHz. However, it will be recognized that the characteristics of the pass band could be varied.

The digital high speed section 62 includes an electronic switch 81 which is controlled by the transmit/receive signal 76 from the central control circuit 14. In the transmit mode, the switch 81 couples

ķi The first that the test than the first that ning Hill Pi, 341 <u>1</u> 20

5

10

15

25

30

the BPF 73 to a digital-to-analog converter (DAC) 82. the receive mode, the switch 81 couples the BPF 73 to an analog-to-digital converter (ADC) 83. The DAC 82 has an input which is coupled to an output of a 32-bit bidirectional shift register 86, and the ADC 83 has an output which is coupled to an input of the shift register 86.

The shift register 86 is supplied with a freerunning 10 GHz clock, and the direction in which data shifts through the register 86 is controlled by the state of the transmit/receive line 76 from the central control circuit 14. The shift register 86 is associated with a buffer register 87, which is also responsive to the transmit/receive control line 76. Words of 32-bit data can be transferred from the buffer register 87 to the shift register 86 in the transmit mode, and from the shift register 86 to the buffer register 87 in the receive mode.

A 5-bit counter provides a delay control function which is controlled by a delay control circuit 92 through control lines 93, the delay control circuit 92 being part of the digital reduced speed section 63. The counter 91 is clocked with a 10 GHz clock signal, and provides a divide-by-32 function. In particular, on every 32d clock pulse, the counter 91 activates a load control line 94. In the receive mode, the load control line 94 causes a 32-bit word received in the shift register 86 to be loaded into the buffer register 87. In the transmit mode, the load control line 84 causes the shift register 86 to be loaded with data from the buffer register 87 each time the shift register has finished transmitting 32 bits of data. The initial value loaded into the counter The first state than the state state that the state of th

5

10

15

20

25

30

92 by the delay control circuit 92 determines when the load signal 94 is generated in relation to other activity within the circuit 31, thus permitting a programmable time delay to be introduced into data being transmitted or received by the circuit 31.

The central control circuit 14 outputs a 10 GHz The digital high speed section 62 clock signal 96. includes a phase shifter 97, which effects a phase shift of the clock signal 96 by an amount controlled at 98 by the delay control circuit 92. The amount of this phase shift can be different in the various circuits 31-35. The output of the phase shifter 97 is a phase-adjusted 10 GHz clock signal 101, which is used to operate the various components of the digital high speed section 62. A divide-by-32 circuit 102 converts the 10 GHz clock signal 101 into a 312.5 MHz clock signal 103, which is supplied to the components of the sections 63 and 64. The phase shifter 97 can adjust the phases of the 10 GHz clock signal 101 and the 312.5 MHz clock signal 103 by an amount which is less than one period of the 10 GHz clock signal 96. This permits fine tuning of the timing of the operation of the circuit 31 relative to other circuits in the antenna, such as those shown at 32-35 in FIGURE 1.

The digital reference signal generator section 64 includes an IREF signal generator 111 and a QREF signal generator 112. The IREF generator 111 is used for both transmit and receive, and the QREF generator is used only for receive. Before each receive operation, the central control circuit 14 loads each of the generators 111 and 112 with a respective reference signal, which is 1.7 megabits in length. Before each transmit operation, the generator 111 is loaded with such a reference signal.

The first with the first the first that the first with the first that the first t

5

10

15

20

25

30

Each reference signal may be viewed as a serial stream of binary bits which is 1.7 megabits long, and which is a digitized version of a reference analog waveform. The QREF signal and the IREF signal used for the receive mode represent the same analog waveform, but with a phase difference of 90°.

In theory, each of the generators 111 and 112 would output the 1.7 megabits of its respective reference signal one bit at a time, at a rate of 10 GHz. However, as mentioned above, the generators 111 and 112 operate at a clock speed of 312.5 MHz, which is 1/32 of 10 GHz. Consequently, in order to output bits at an effective rate of 10 GHz, each of the reference generators 111 and 112 outputs its serial bit stream in successive 32-bit segments at a rate of 312.5 MHz. The generators 111 and 112 can be implemented as random access memories which each contain a plurality of 32-bit storage locations, where the 32-bit words in the memory locations are successively accessed and output at a rate of 312.5 MHz.

The outputs of the IREF generator 111 are coupled to inputs of the buffer register 87, and also to inputs of thirty-two separate exclusive OR gates, which are represented collectively in FIGURE 2 by a single gate symbol 116. The outputs of the QREF generator 112 are coupled to inputs of thirty-two exclusive OR gates, which are represented collectively in FIGURE 2 by a single gate symbol 117.

During transmit mode, the 1.7 megabit reference signal in the generator 111 is supplied in 32-bit segments to the buffer register 87, and then to the shift register 86, where the bits are sent serially to the DAC 82 at a rate of 10 GHz. The analog output from the DAC

The same than the state that the state of the state that the state of the state of

5

10

15

20

25

30

82 is supplied through the switch 81, BPF 73, phase shifter 72 and transmit/receive circuit 71 to the antenna element 21.

During receive mode, an electromagnetic signal received at the antenna element 21 is converted into an analog signal by the transmit/receive circuit 71, and then passes through the phase shifter 72, BPF 73 and switch 81 to the ADC 83, where it is digitized into a 10 GHz bit stream which is supplied to the shift register 86. The bits shifted into the shift register 86 at 10 GHz are supplied in 32-bit segments through the buffer register 87 to the inputs of all of the sixty-four exclusive OR gates 116-117.

In the receive mode, respective bits of reference signal from the IREF generator 111 are supplied to the inputs of the respective gates 116, and respective the other reference signal from the bits of generator 112 are supplied to the inputs of Each of the exclusive OR gates respective gates 117. 116-117 serves effectively as a 1-bit digital multiplier or mixer, such that the gates 116-117 collectively mix the received signal with the two reference signals from the generators 111 and 112. In the disclosed embodiment, the reference signals from the generators 111 and 112 represent a waveform with a lower frequency than the frequency of the received signal, and thus the gates 116 and 117 effectively implement a down conversion of the frequency of the received signal.

The outputs of the thirty-two gates 116 are all summed in an adder 121, in order to produce a single 5-bit number which is supplied to inputs of a 5-bit wide shift register 123. Similarly, the outputs of the

5

10

15

20

25

30

thirty-two gates 117 are all summed in an adder 122, in order to produce a 5-bit number which is supplied to inputs of a different 5-bit wide shift register 124. Thus, each 32-bit segment received through the shift register 86 and the buffer register 87 produces one 5-bit number in the shift register 123, and one 5-bit number in the shift register 124. The shift registers 123 and 124 each hold a plurality of these numbers.

A selector 128 can select any one of the 5-bit numbers in the shift register 123, and supply it to the central control circuit 14 as an "I" signal. Similarly, a selector 129 can select any one of the 5-bit numbers in the shift register 124, and supply it to the central control circuit 14 as a "Q" value. The particular location along each shift register from which the 5-bit numbers are extracted by the selectors is determined by control lines 131 from the delay control circuit 92. It will be noted that the shift registers 123-124 and the selectors 128-129 effectively implement a programmable delay in the outputs of the adders 121 and 122.

A distinctive aspect of the operation of the DAC 82 will now be described. In this regard, FIGURE 3 is a timing diagram showing at A an analog waveform 201 which is part of a reference waveform that might be represented digitally by the IREF information in the generator 111. In FIGURE 3, B represents a digitized version of the waveform 201, in the form of a plurality of successive samples. If a straight line segment is drawn between the ends of each adjacent pair of the samples at B in FIGURE 3, these line segments will together define a waveform which approximates the waveform 201. If the samples shown at B were successively supplied to the

10

15

20

25

30

input of a standard DAC, the standard DAC would essentially produce a series of pulses as shown at C, where each pulse has a magnitude equal to the magnitude of the corresponding sample, and has a duration equal to the time interval between successive samples.

FIGURE 4 is a diagrammatic view of several frequency characteristics. FIGURE 4 shows at A the frequency spectrum determined by Fourier transform for the digital waveform which is shown at B in FIGURE 3. The presence of energy at negative frequencies is a reflection of the fact that this frequency spectrum is determined mathematically through Fourier analysis, rather empirical measurement. FIGURE 4 shows at representation of the pass band of the BPF 73 (FIGURE 2), which corresponds to the desired transmit spectrum. reference to A in FIGURE 4, reference numeral 206 denotes the portion of the energy which is within the desired transmit spectrum.

If the output from a standard DAC, as shown at C in FIGURE 3, is subjected to the same Fourier transform, the result will be the frequency spectrum shown at B in FIGURE 4. It will be noted that the magnitude of the energy distribution has a roll-off 207 which relatively pronounced within the desired transmit spectrum, such that the portion of the energy 208 within the desired transmit spectrum has a distorted spectrum with an asymmetric reduction in magnitude. Ιf spectrum shown at B in FIGURE 4 was subjected to the band pass filtering characteristic shown at D for the BPF 73, the result would be the spectrum 208 shown at E in FIGURE 4.

The first state from the first first first first first from the first first first first first state state state

5

10

15

20

25

30

In order to change the roll-off characteristic and thus avoid unwanted distortion within the transmit spectrum, the DAC 82 of the disclosed embodiment operates differently from a standard DAC. In particular, in response to each of the samples shown at D FIGURE 3, the DAC 82 would produce the series of pulses shown at D in FIGURE 3, where each pulse has the same magnitude as the associated sample, but has a duration which is only half the time interval between successive samples. During each time interval between two pulses, the DAC output returns successive predetermined voltage which, in the disclosed embodiment, is zero volts. When the waveform shown at D in FIGURE 3 is subjected to the same Fourier transform discussed above, the result is the frequency spectrum shown at C in noted FIGURE 4. Ιt will be that the characteristic indicated by the broken line 211 maintains a suitable and uniform magnitude throughout the desired transmit spectrum, such that the portion 212 of the energy which is within the desired transmit spectrum has little or no distortion, and conforms relatively closely to the energy characteristic 206 in the spectrum A of FIGURE 4. If the signal shown at D in FIGURE 3 was subjected to band pass filtering by the characteristic shown at D in FIGURE 4, the result would be the spectrum shown at F in FIGURE 4.

In the disclosed embodiment, and as discussed above, the DAC 82 operates at a frequency of 10 GHz. To facilitate digital to analog conversion at this frequency, the digital samples supplied to the input of the DAC 82 are each a single binary bit. Each sample can thus only have one of two different states. In this

25

30

5

regard, and as discussed above, the IREF information output by the generator 111 is a serial stream of binary bits having a length of 1.7 megabits, and is a digital representation of an analog waveform, where each digital sample is a single bit. Thus, for example, if the IREF information was a representation of the waveform 201 shown at A in FIGURE 3, the digital samples would be as shown at E in FIGURE 3, rather than at B.

The samples at E each have a uniform magnitude, although some are positive and some are negative. Those with a positive magnitude would each be represented by a binary "1", and those with a negative magnitude would each be represented by a binary "0". In a sense, this is simply the sign bit of each sample shown at B in FIGURE 3, since each sample at B with a positive magnitude has a sign bit of "1", and each sample at B with a negative magnitude has a sign bit of "0". When the samples shown at E in FIGURE 3 are applied in sequence to the input of the DAC 82, the resulting output would be as shown at F in FIGURE 3. The waveform at F in FIGURE 3 enjoys the same favorable roll-off characteristic which is shown at 211 in FIGURE 4, rather than the distorted roll-off characteristic shown at 207 in FIGURE 4.

As discussed above, the reference waveform represented in digital form by the IREF information in generator 111 is configured in the disclosed embodiment as a series of successive samples which are each one binary bit. That is, each sample is either a binary "1" or a binary "0". Thus, for example, the reference waveform 201 of FIGURE 3 will be represented by samples such as those shown diagrammatically at E in FIGURE 3. If a waveform is reconstructed directly from the samples

shown E in FIGURE 3, it will have generally the shape of the waveform 241 shown at G in FIGURE 3.

The waveform 241 is, of course, an approximation of the waveform 201, and is not identical to the waveform 201. In essence, the waveform 241 represents the waveform 201 with the addition of various harmonics. In other words, when a waveform such as that shown at 201 is digitized using 1-bit samples, the resulting digital signal includes unwanted harmonics. The disclosed embodiment includes provisions which substantially reduce these unwanted harmonics. This is explained in more detail with reference to FIGURE 5.

More specifically, FIGURE 5 is a block diagram showing two of the antenna elements 21 and 22 from FIGURE 1, and the associated circuits 31 and 32. The circuit 31 has already been described in detail with reference to FIGURE 2, and selected components of this circuit are depicted in FIGURE 5, including transmit/receive circuit 71, phase shifter 72, BPF 73, DAC 82, shift register 86, and IREF generator 111. mentioned above, the circuit 32 is identical to circuit 31, and FIGURE 5 thus shows components 251-253 and 256-258 of the circuit 32 which are respectively equivalent to the components 71-73, 82, 86 and 111 of the circuit 31.

For purposes of the following discussion of FIGURE 5, assume that the antenna system is to transmit electromagnetic signals corresponding to a reference waveform, which is the waveform 201 of FIGURE 3. Ideally, this waveform would be digitized into 1-bit samples as shown at E in FIGURE 3, in order to obtain the IREF information, and the same IREF information would be

1.0

5

ļ.

<u></u> 20

25

30

stored in each of the IREF generators 111 and 258. The timing of the shift registers 86 and 257 would be controlled to introduce appropriate respective time delays into each signal so that, when each signal is transmitted from a respective antenna element 21 or 22, the resulting wavefront will be directed or steered in the desired direction relative to the antenna.

10
-d and the and the

5

However, as discussed above, the representation of the reference waveform with 1-bit samples introduces unwanted harmonics into the digitized version of the Therefore, instead of the ideal approach just described, the disclosed embodiment takes a different approach which reduces the unwanted harmonics. achieve this, the waveforms stored in the generators 111 and 258 are not identical. Instead, the reference waveform 201 is given an arbitrary phase  $\phi$  1 relative to a reference, and is then digitized into the 1-bit samples which are stored in the IREF generator Separately, the same reference waveform 201 is 111. given a different phase shift  $\phi 2$  with respect to the same reference, and is then digitized into 1-bit samples which are stored in the IREF generator 258. The registers 86 and 257 then impart appropriate time delays to the respective signals in order to properly steer the waveform which is to be transmitted. The digital signals the shift registers are then converted into from respective analog signals by the DAC 83 and DAC 256, and resulting analog signals are subjected to then the bandpass filtering at 73 and 253.

30

25

In the present context, where the digital reference signal is effectively a square wave signal, odd harmonics are more dominant than even harmonics. Moreover, with

20

25

30

5

respect to the phase shifts  $\phi 1$  or  $\phi 2$  which are added before digitization, the harmonics do not receive the same phase shift as the fundamental signal. specifically, and with reference to block 271 in FIGURE 5, at the output of BPF 73 the fundamental signal will have a phase shift of  $\phi 1$ , the third harmonic will have a phase shift of  $3\phi 1$ , the fifth harmonic will have a phase shift of  $5 \phi 1$ , the seventh harmonic will have phase  $7\phi 1$ , and so forth. shift of Similarly, and with reference to block 272 in FIGURE 5, at the output of the BPF 253 the fundamental will have a phase shift of  $\phi 2$ , the third harmonic will have a phase shift of  $3\phi 2$ , the fifth harmonic will have a phase shift of  $5\phi\,2$ , the seventh harmonic will have a phase shift of  $7\phi 2$ , and so forth.

In the example under discussion, the phase shifter 72 in the circuit 31 is set to implement a phase shift of  $-\phi 1$ , which is opposite and equal to the phase shift  $\phi 1$ introduced before digitization of the IREF information for the generator 111. The phase shifter 252 in the circuit 32 is set to implement a phase shift of  $-\phi 2$ , which is opposite and equal to the phase shift  $\phi 2$ introduced before digitization of the IREF information for the generator 258. Therefore, and with reference to block 273 in FIGURE 5, at the output of the phase shifter 72 the fundamental will have a phase shift of zero, the third harmonic will have a phase shift of  $2\phi 1$ , the fifth harmonic will have a phase shift of  $4\phi 1$ , the seventh harmonic will have a phase shift of  $6\phi 1$ , and so forth. Similarly, with reference to block 274, at the output of

10
add for the first of the fir

20

25

30

5

the phase shifter 252 the fundamental will have a phase shift of zero, the third harmonic will have a phase shift of  $2\phi 2$ , the fifth harmonic will have a phase shift of  $4\phi 2$ , the seventh harmonic will have a phase shift of  $6\phi 2$ , and so forth.

Consequently, when the signals output by the phase 252 are thereafter respectively shifters and signals through transmitted as electromagnetic antenna elements 21 and 22, as indicated diagrammatically 277 and 278, the fundamentals in each of these electromagnetic signals will have a phase shift of zero and will therefore add coherently in free space, and the time delays introduced into these signals by the shift registers 86 and 257 will cause appropriate steering of the resulting wavefront for the fundamental.

In contrast, the third harmonic transmitted by antenna element 21 will have a phase shift of  $2\phi 1$  whereas the same harmonic transmitted by antenna element 22 will have a different phase shift of  $2\phi 2$ , and the respective electromagnetic signals representing the third harmonics will therefore tend to add non-coherently in free space. FIGURE 5 shows only two antenna elements 21 and 22 with their associated circuits 31 and 32, but it will be recognized that where a variety of phase shifts are used for all of the respective antenna elements in the array, the result will be non-coherent addition of the third harmonics in an effective and efficient manner that causes the wavefront for the fundamental to have little or no significant presence of the third harmonic. similar manner, the other harmonics are also out of phase and tend to add non-coherently in free space, and thus

25

30

5

10

have little or no significant presence in the wavefront for the fundamental.

Although the reduction of harmonics through the addition and removal of phase shifts has been described above in the context of the transmit mode, it can also be used for the receive mode. In this regard, the phase shifters 72 and 252 can be used in the receive mode to introduce respective different phase shifts into respective signals received by the antenna elements 21 and 22, after which these phase-shifted signals are digitized into 1-bit samples. As discussed above, this digitization technique introduces unwanted harmonics. Thereafter, these signals are converted into the I and Q signals which are delivered to the central circuit 14 (FIGUREs 1 and 2). The central control circuit 14 can apply respective phase shifts equal and opposite to those introduced by the phase shifters 72 and 252, and can then combine the resulting signals, so that fundamental components representing the the coherently and the components representing harmonics add non-coherently.

The present invention provides a number of technical advantages. One such technical advantage results from the use of low precision digital devices to generate a transmit waveform in a highly distributed manner. This digital generation of waveforms involves circuitry of reduced size, weight, power and cost in comparison to pre-existing circuits for analog waveform generation. Respective time delays for respective component signals are readily accomplished in the digital domain using shift registers and other logic. A related advantage is that, in the context of a radar system, the circuitry of

the antenna is primarily digital circuitry rather than radio frequency circuitry, and interfaces between the antenna and a central control system are all digital.

Another advantage results from the generation of transmit waveforms using digital reference waveforms defined by multiple samples which are each a single binary bit. By introducing a respective phase shift before digitization of the reference waveform for each antenna element, and removing the same phase shift after digitization, harmonics resulting from use of one-bit samples are greatly reduced in the transmitted wavefront, because the fundamentals of the transmit waveform add coherently in space, while the harmonics add noncoherently.

Another advantage results from the use of digital-to-analog converters that produce for each sample a pulse having a duration less than the time interval between samples, the output of the converter returning to zero during the time interval between adjacent pulses. This technique permits transmission of a waveform which closely approximates the quality of the waveform that would be generated and transmitted by pre-existing analog techniques, but with significant reductions in size, weight, power and cost for the relevant circuitry.

A further advantage results from the fact that a separate transmitter/receiver circuit is provided for each antenna element, whereas the traditional analog approach uses a single transmitter/receiver to handle a single signal which is subjected to respective phase shifts or time delays between the transmitter/receiver and respective antenna elements. Consequently, the disclosed embodiment provides capabilities which are not

¥ 20

25

30

5

10

present in pre-existing analog configurations. For example, it would be possible to use only a subset of the antenna elements in the antenna array. Alternatively, different subsets of the antenna elements could be used at the same time to transmit different waveforms.

Still another advantage results in the receive mode, when a respective phase shift is introduced into the analog signal from each antenna element before it is digitized, and then the same phase shift is removed after digitization. When the signals derived from different antenna elements are then combined, the components for the fundamental add coherently whereas the components for harmonics add non-coherently, thereby greatly reducing harmonics introduced by the digitization. This is particularly advantageous where the digitization process involves the use of one-bit samples.

Although one embodiment has been illustrated and described in detail, it will be understood that various substitutions and alterations are possible without departing from the spirit and scope of the present invention, as defined by the following claims.

20

10

5